YoVDO

Activity Factor and Estimating Dynamic Power for Combinational Circuit Design - Lecture 9.2

Offered By: NPTEL-NOC IITM via YouTube

Tags

Digital Circuit Design Courses Circuit Analysis Courses Logic Gates Courses Probabilistic Methods Courses

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!
Explore the concept of activity factor and its role in estimating dynamic power for combinational circuit designs in this 23-minute lecture. Delve into a probabilistic method for calculating activity factor and examine its derivation for primitive gates like 2-NAND and 2-NOR. Analyze the activity factor in multistage combinational circuits and learn how to deduce an expression for dynamic power of the entire circuit based on activity factor. Gain valuable insights into power estimation techniques for digital circuit design, enhancing your understanding of efficient and low-power electronic systems.

Syllabus

9.2 - Activity factor and estimating dynamic power for a combinational circuit design


Taught by

NPTEL-NOC IITM

Related Courses

VLSI Physical Design
Indian Institute of Technology, Kharagpur via Swayam Hardware Modeling Using Verilog
Indian Institute of Technology, Kharagpur via Swayam การออกแบบวงจรดิจิทัล | Digital Circuit Design
Mahidol University via ThaiMOOC Verilog HDL Through Examples
Udemy System Design Through Verilog
Indian Institute of Technology Guwahati via Swayam