Hardware Modeling Using Verilog
Offered By: Indian Institute of Technology, Kharagpur via Swayam
Course Description
Overview
The course will introduce the participants to the Verilog hardware description language. It will help them to learn various digital circuit modeling issues using Verilog, writing test benches, and some case studies.INTENDED AUDIENCE: Computer Science and Engineering Electronics and Communication Engineering Electrical EngineeringPRE-REQUISITES: Basic concepts in digital circuit design. Familiarity with a programming language like C or C++.INDUSTRY SUPPORT: Intel, Cadence, Mentor Graphics, Synopsys, Xilinx.
Syllabus
Week 1: Introduction to digital circuit design flow (3 hours)Week 2: Verilog variables, operators and language constructs (2 hours)Week 3: Modeling combinational circuits using Verilog (2 hours)Week 4: Modeling sequential circuits using Verilog (3 hours)Week 5: Verilog test benches and design simulation (2 hours)Week 6: Behavioral versus structural design modeling (2 hours)Week 7: Miscellaneous modeling issues: pipelining, memory, etc. (2 hours)Week 8: Processor design using Verilog (4 hours)
Taught by
Prof. Indranil Sen Gupta
Tags
Related Courses
Chip based VLSI design for Industrial ApplicationsL&T EduTech via Coursera Design of Digital Circuits with VHDL Programming
L&T EduTech via Coursera VLSI Chip Design and Simulation with Electric VLSI EDA Tool
L&T EduTech via Coursera Electrónica Digital Bit a Bit: Fundamentos, Verilog y FPGA
Pontificia Universidad Católica de Chile via Coursera System Design Through Verilog
Indian Institute of Technology Guwahati via Swayam