YoVDO

Masking in RISC-V Architecture - CHES 2024

Offered By: TheIACR via YouTube

Tags

Cryptography Courses Embedded Systems Courses Computer Architecture Courses Hardware Security Courses Side Channel Attacks Courses RISC-V Courses

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!
Explore a comprehensive session on Masking techniques for RISC-V architecture presented at CHES 2024. Chaired by Markku-Juhani Saarinen, this 51-minute talk delves into the latest developments in side-channel attack countermeasures for RISC-V processors. Gain insights into cutting-edge research and practical applications of masking schemes designed to enhance the security of RISC-V implementations. Access additional resources, including research papers and presentation slides, through the official CHES 2024 program website for a deeper understanding of this critical topic in hardware security.

Syllabus

Masking (RISCV) (CHES 2024)


Taught by

TheIACR

Related Courses

Introduction to RISC-V
Linux Foundation via edX Building a RISC-V CPU Core
Linux Foundation via edX RISC-V Toolchain and Compiler Optimization Techniques
Linux Foundation via edX Microcontroller Applications with RISC-V
Linux Foundation via edX Stanford Seminar - Instruction Sets Should Be Free- The Case for RISC-V
Stanford University via YouTube