YoVDO

Masking in RISC-V Architecture - CHES 2024

Offered By: TheIACR via YouTube

Tags

Cryptography Courses Embedded Systems Courses Computer Architecture Courses Hardware Security Courses Side Channel Attacks Courses RISC-V Courses

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!
Explore a comprehensive session on Masking techniques for RISC-V architecture presented at CHES 2024. Chaired by Markku-Juhani Saarinen, this 51-minute talk delves into the latest developments in side-channel attack countermeasures for RISC-V processors. Gain insights into cutting-edge research and practical applications of masking schemes designed to enhance the security of RISC-V implementations. Access additional resources, including research papers and presentation slides, through the official CHES 2024 program website for a deeper understanding of this critical topic in hardware security.

Syllabus

Masking (RISCV) (CHES 2024)


Taught by

TheIACR

Related Courses

Embedded Systems - Shape The World: Microcontroller Input/Output
The University of Texas at Austin via edX Model Checking
Chennai Mathematical Institute via Swayam Introduction to the Internet of Things and Embedded Systems
University of California, Irvine via Coursera Sistemas embebidos: Aplicaciones con Arduino
Universidad Nacional Autónoma de México via Coursera Quantitative Formal Modeling and Worst-Case Performance Analysis
EIT Digital via Coursera