YoVDO

Latches: Set-Reset, Gated, and D Latches

Offered By: NPTEL-NOC IITM via YouTube

Tags

Sequential Logic Courses

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!
Learn about fundamental digital logic components in this 36-minute lecture covering latches. Explore the Set-Reset (SR) latch, including its state table, and delve into the concepts of gated latches and gated D latches. Gain a solid understanding of these essential building blocks used in digital circuit design and sequential logic systems.

Syllabus

Latches


Taught by

NPTEL-NOC IITM

Related Courses

Introducción al diseño de hardware con Verilog
Galileo University via edX
Fundamentals of Digital Design for VLSI Chip Design
L&T EduTech via Coursera
Digital design with FPGAs
St. Petersburg State Polytechnic University via Coursera
Computation Structures - Part 1: Digital Circuits
Massachusetts Institute of Technology via edX
Digital Logic
Santa Monica College via California Community Colleges System