CHERI and CHERI-RISC-V, by Simon Moore, University of Cambridge
Offered By: TheIACR via YouTube
Course Description
Overview
Explore the CHERI (Capability Hardware Enhanced RISC Instructions) architecture and its implementation in RISC-V processors in this informative talk from TASER 2021. Delve into hardware principles, software models, and implementations of CHERI, gaining insights into how this technology enhances security and mitigates exploitation paths. Learn about the fundamental concepts and practical applications of CHERI-RISC-V as presented by Simon Moore from the University of Cambridge.
Syllabus
Introduction
Hardware Principles
Software Models
Implementations
exploitation paths
wrap up
Taught by
TheIACR
Related Courses
Computer ArchitecturePrinceton University via Coursera Introduction to Computer Architecture
Carnegie Mellon University via Independent Build a Modern Computer from First Principles: From Nand to Tetris (Project-Centered Course)
Hebrew University of Jerusalem via Coursera 计算机系统基础(一) :程序的表示、转换与链接
Nanjing University via Coursera Computer Architecture
Indian Institute of Technology Madras via Swayam