Logical Effort and Parasitic Delay in NAND and NOR Gates - Lecture 4.7

Offered By: NPTEL-NOC IITM via YouTube

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!

Explore the concepts of logical effort and parasitic delay in NAND and NOR gates through this 33-minute lecture. Derive the expressions for these crucial parameters, gaining a deeper understanding of their impact on digital circuit design and performance optimization.

Syllabus

4.7 - Logical effort and Parasitic delay

Taught by

NPTEL-NOC IITM

Related Courses

Circuits and Electronics 1: Basic Circuit Analysis
Massachusetts Institute of Technology via edX Basic Electrical Circuits
IIT Hyderabad via Swayam Linear Circuits
Georgia Institute of Technology via Coursera Principles of Electric Circuits: Part 1
Tsinghua University via edX Electrotechnique I
École Polytechnique Fédérale de Lausanne via edX