Characterizing Delay of NOR Gate - Lecture 4.5

Offered By: NPTEL-NOC IITM via YouTube

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!

Explore the intricacies of estimating propagation and contamination delays in 3-Nand gates for various sizes in this 36-minute lecture. Delve into the concepts of effort delay and parasitic delay while focusing on characterizing the delay of NOR gates. Gain valuable insights into digital circuit analysis and performance optimization techniques presented by NPTEL-NOC IITM.

Syllabus

4.5 - Characterizing Delay of NOR gate

Taught by

NPTEL-NOC IITM

Related Courses

Circuits and Electronics 1: Basic Circuit Analysis
Massachusetts Institute of Technology via edX Basic Electrical Circuits
IIT Hyderabad via Swayam Linear Circuits
Georgia Institute of Technology via Coursera Principles of Electric Circuits: Part 1
Tsinghua University via edX Electrotechnique I
École Polytechnique Fédérale de Lausanne via edX