YoVDO

Characterizing Delay of NOR Gate - Lecture 4.5

Offered By: NPTEL-NOC IITM via YouTube

Tags

Circuit Analysis Courses Propagation Delay Courses

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!
Explore the intricacies of estimating propagation and contamination delays in 3-Nand gates for various sizes in this 36-minute lecture. Delve into the concepts of effort delay and parasitic delay while focusing on characterizing the delay of NOR gates. Gain valuable insights into digital circuit analysis and performance optimization techniques presented by NPTEL-NOC IITM.

Syllabus

4.5 - Characterizing Delay of NOR gate


Taught by

NPTEL-NOC IITM

Related Courses

Fast Adder: Carry Select Adder
NPTEL-NOC IITM via YouTube Extracting Capacitances of 3-NAND Gate for Delay Estimation - Lecture 4.4
NPTEL-NOC IITM via YouTube Optimizing Gate Size for Single-Path Digital Design - Lecture 5.4
NPTEL-NOC IITM via YouTube RC Approximated Delay for CMOS Inverter Circuits - Lecture 3.7
NPTEL-NOC IITM via YouTube Transient Analysis of CMOS Inverter - Lecture 3.6
NPTEL-NOC IITM via YouTube