Extracting Capacitances of 3-NAND Gate for Delay Estimation - Lecture 4.4
Offered By: NPTEL-NOC IITM via YouTube
Course Description
Overview
Learn how to extract capacitances for estimating propagation delay in a 3-NAND gate through this informative lecture. Explore the process of calculating both falling and rising delays, and discover techniques for sizing transistors to match the rising and falling resistances of a 2:1 (unit) inverter. Gain valuable insights into delay estimation and transistor sizing for optimal circuit performance.
Syllabus
4.4 - Extracting capacitances of 3-Nand gate for delay estimation
Taught by
NPTEL-NOC IITM
Related Courses
Build a Modern Computer from First Principles: From Nand to Tetris (Project-Centered Course)Hebrew University of Jerusalem via Coursera Digital Systems: From Logic Gates to Processors
Universitat Autònoma de Barcelona (Autonomous University of Barcelona) via Coursera How Computers Work: Demystifying Computation
Raspberry Pi Foundation via FutureLearn Digital Electronic Circuits
Indian Institute of Technology, Kharagpur via Swayam Understanding Maths and Logic in Computer Science
Raspberry Pi Foundation via FutureLearn