YoVDO

Extracting Capacitances of 3-NAND Gate for Delay Estimation - Lecture 4.4

Offered By: NPTEL-NOC IITM via YouTube

Tags

Digital Circuit Design Courses Logic Gates Courses Inverters Courses Propagation Delay Courses

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!
Learn how to extract capacitances for estimating propagation delay in a 3-NAND gate through this informative lecture. Explore the process of calculating both falling and rising delays, and discover techniques for sizing transistors to match the rising and falling resistances of a 2:1 (unit) inverter. Gain valuable insights into delay estimation and transistor sizing for optimal circuit performance.

Syllabus

4.4 - Extracting capacitances of 3-Nand gate for delay estimation


Taught by

NPTEL-NOC IITM

Related Courses

Fast Adder: Carry Select Adder
NPTEL-NOC IITM via YouTube Optimizing Gate Size for Single-Path Digital Design - Lecture 5.4
NPTEL-NOC IITM via YouTube RC Approximated Delay for CMOS Inverter Circuits - Lecture 3.7
NPTEL-NOC IITM via YouTube Transient Analysis of CMOS Inverter - Lecture 3.6
NPTEL-NOC IITM via YouTube Introduction to Delay in CMOS - Lecture 3.5
NPTEL-NOC IITM via YouTube