Extracting Capacitances of 3-NAND Gate for Delay Estimation - Lecture 4.4
Offered By: NPTEL-NOC IITM via YouTube
Course Description
Overview
Learn how to extract capacitances for estimating propagation delay in a 3-NAND gate through this informative lecture. Explore the process of calculating both falling and rising delays, and discover techniques for sizing transistors to match the rising and falling resistances of a 2:1 (unit) inverter. Gain valuable insights into delay estimation and transistor sizing for optimal circuit performance.
Syllabus
4.4 - Extracting capacitances of 3-Nand gate for delay estimation
Taught by
NPTEL-NOC IITM
Related Courses
Chip based VLSI design for Industrial ApplicationsL&T EduTech via Coursera Design of Digital Circuits with VHDL Programming
L&T EduTech via Coursera VLSI Chip Design and Simulation with Electric VLSI EDA Tool
L&T EduTech via Coursera Electrónica Digital Bit a Bit: Fundamentos, Verilog y FPGA
Pontificia Universidad Católica de Chile via Coursera Hardware Modeling Using Verilog
Indian Institute of Technology, Kharagpur via Swayam