Introduction to Delay in CMOS - Lecture 3.5
Offered By: NPTEL-NOC IITM via YouTube
Course Description
Overview
Explore the fundamental concepts of delay in CMOS circuits in this 27-minute lecture from NPTEL-NOC IITM. Delve into two critical delay parameters: propagation and contamination delay for digital circuits. Gain insights into realizing parasitic capacitances and input capacitances for accurate delay estimation. Examine the distinctions between falling and rising propagation delays, enhancing your understanding of CMOS circuit behavior and performance analysis.
Syllabus
3.5 - Introduction to Delay in CMOS
Taught by
NPTEL-NOC IITM
Related Courses
Fast Adder: Carry Select AdderNPTEL-NOC IITM via YouTube Extracting Capacitances of 3-NAND Gate for Delay Estimation - Lecture 4.4
NPTEL-NOC IITM via YouTube Optimizing Gate Size for Single-Path Digital Design - Lecture 5.4
NPTEL-NOC IITM via YouTube RC Approximated Delay for CMOS Inverter Circuits - Lecture 3.7
NPTEL-NOC IITM via YouTube Transient Analysis of CMOS Inverter - Lecture 3.6
NPTEL-NOC IITM via YouTube