YoVDO

Open CPU and SoC Design: From RISC-V to Debian - 37C3 Lecture

Offered By: media.ccc.de via YouTube

Tags

RISC-V Courses Linux Courses FPGA Courses Computer Security Courses CPU Architecture Courses

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!
Explore the intricacies of designing a RISC-V CPU in this comprehensive 40-minute lecture from the 37C3 conference. Delve into various aspects of CPU architecture, including out-of-order execution, multi-core processing, memory coherency, and security measures. Learn how to run Linux and Debian on an FPGA using the recently developed NaxRiscv core, a free and open-source RISC-V softcore. Gain insights into hardware description languages, CPU design principles, information leak prevention (Spectre), memory coherency challenges, Linux and Debian system requirements, and debugging and simulation techniques. Presented by Dolu1990, this talk provides a thorough overview of the technical aspects involved in open CPU and SoC design, from hardware fundamentals to operating system implementation.

Syllabus

37C3 - Open CPU / SoC design, all the way up to Debian


Taught by

media.ccc.de

Related Courses

Introduction to RISC-V
Linux Foundation via edX
Building a RISC-V CPU Core
Linux Foundation via edX
RISC-V Toolchain and Compiler Optimization Techniques
Linux Foundation via edX
Microcontroller Applications with RISC-V
Linux Foundation via edX
Stanford Seminar - Instruction Sets Should Be Free- The Case for RISC-V
Stanford University via YouTube