3 Talks for the Price of 1
Offered By: linux.conf.au via YouTube
Course Description
Overview
Explore three distinct topics in this conference talk from linux.conf.au 2020, presented by Tim Ansell. Delve into the IntroSystemVeryLog Test Suite, learn about various parsers including SystemVeryLog, OSISV, VHDL, and Verilog, and discover open-source tools and documentation for cores. Gain insights into the Linux operating system and the broader ecosystem of Free and Open Source Software during this 29-minute presentation, which is part of the annual conference that brings together over 500 participants to learn from industry leaders shaping the future of Open Source.
Syllabus
Intro
SystemVeryLog Test Suite
Parsers
SystemVeryLog
OSIS
VHDL
Verilog
Cores
Open Source
Tools
Documentation
Taught by
linux.conf.au
Related Courses
Sistemas Digitales: De las puertas lógicas al procesadorUniversitat Autònoma de Barcelona (Autonomous University of Barcelona) via Coursera Digital Design with VHDL
Mid Sweden University via Canvas Network Digital Systems: From Logic Gates to Processors
Universitat Autònoma de Barcelona (Autonomous University of Barcelona) via Coursera Enseignes et afficheurs à LED
École Polytechnique Fédérale de Lausanne via Coursera Synthesis of Digital Systems
Indian Institute of Technology Delhi via Swayam