VLSI Design Flow: RTL to GDS - Course Introduction
Offered By: NPTEL-NOC IITM via YouTube
Course Description
Overview
Explore the fundamentals of VLSI design flow from RTL to GDS in this introductory video lecture presented by Prof. Sneh Saurabh from the Electronics and Communication Engineering department at IIIT Delhi. Gain insights into the course structure and key concepts that will be covered throughout the program, providing a solid foundation for understanding the intricate process of transforming Register Transfer Level (RTL) designs into final chip layouts using GDSII format.
Syllabus
VLSI Design Flow: RTL to GDS - Course Intro
Taught by
NPTEL-NOC IITM
Related Courses
FPGA computing systems: Partial Dynamic ReconfigurationPolitecnico di Milano via Coursera FPGA Architecture Based System for Industrial Application
L&T EduTech via Coursera Digital design with FPGAs
St. Petersburg State Polytechnic University via Coursera Electrónica Digital Bit a Bit: Diseñando en Verilog para FPGA
Pontificia Universidad Católica de Chile via Coursera Electrónica Digital Bit a Bit: Fundamentos, Verilog y FPGA
Pontificia Universidad Católica de Chile via Coursera