VLSI Design Flow: RTL to GDS - Course Introduction
Offered By: NPTEL-NOC IITM via YouTube
Course Description
Overview
Explore the fundamentals of VLSI design flow from RTL to GDS in this introductory video lecture presented by Prof. Sneh Saurabh from the Electronics and Communication Engineering department at IIIT Delhi. Gain insights into the course structure and key concepts that will be covered throughout the program, providing a solid foundation for understanding the intricate process of transforming Register Transfer Level (RTL) designs into final chip layouts using GDSII format.
Syllabus
VLSI Design Flow: RTL to GDS - Course Intro
Taught by
NPTEL-NOC IITM
Related Courses
Embedded Systems DesignIndian Institute of Technology, Kharagpur via Swayam FPGA computing systems: Background knowledge and introductory materials
Politecnico di Milano via Coursera Future of Computing - on the Road to Quantum
openHPI Learning FPGA Development
LinkedIn Learning Learn VHDL and FPGA Development
Udemy