The Morello ISA Semantics, Proof, and Test Generation
Offered By: ACM SIGPLAN via YouTube
Course Description
Overview
Explore the Morello ISA semantics, proof techniques, and test generation methods in this 16-minute conference talk presented by Thomas Bauereiss and Brian Campbell at POCL'24. Gain insights into the latest developments in instruction set architecture (ISA) semantics, formal verification approaches, and automated test case generation for the Morello architecture. Delve into the challenges and solutions associated with ensuring correctness and reliability in modern processor designs.
Syllabus
[POCL'24] The Morello ISA semantics, proof, and test generation
Taught by
ACM SIGPLAN
Related Courses
CHERI and CHERI-RISC-V, by Simon Moore, University of CambridgeTheIACR via YouTube HashTag - Hash-based Integrity Protection for Tagged Architectures
USENIX via YouTube Sonata: Low-Cost CHERI Hardware for Embedded Systems
OpenUK via YouTube The State of Morello and CHERI
ACM SIGPLAN via YouTube CHERI Static Analysis - POCL'24
ACM SIGPLAN via YouTube