PLIP- ZedBoard-Zynq AES Peripheral in C - Vivado High Level Synthesis
Offered By: Colin O'Flynn via YouTube
Course Description
Overview
Learn to implement an AES peripheral on a ZedBoard/Zynq platform using Vivado High Level Synthesis (HLS) in this comprehensive 53-minute tutorial. Explore the process of creating a new project, integrating AES source code, and setting up the user interface. Discover how to export the project to SDK, connect the ZedBoard, import drivers, and initialize the system. Follow step-by-step instructions to implement AES and run the application successfully. Gain practical insights into programmable logic and embedded system design with this hands-on guide, as featured in the February 2014 issue of Circuit Cellar.
Syllabus
Introduction
Xilinx Platform Studio
Create new project
Get AES source
Copy AES source
Expected interface
Adding interface
Setting up user repository
Exporting to SDK
Creating a new project
Connecting the ZedBoard
Importing drivers
Initializing the system
Implementing AES
Running the application
Taught by
Colin O'Flynn
Related Courses
VIVADO Course Learn from the beginning with PCIE projectUdemy VIVADO course regular FIFO vs AXI FIFO
Udemy VHDL Circuit Design and FPGAs with VIVADO and MODELSIM
Udemy Zynq Training - Learn Zynq 7000 SOC device on Microzed FPGA
Udemy Verilog for an FPGA Engineer with Xilinx Vivado Design Suite
Udemy