YoVDO

Design and Implementation of RISC-V Based LoRa Module for IoT Edge Computing

Offered By: Linux Foundation via YouTube

Tags

RISC-V Courses FPGA Courses PCB Design Courses Data Analytics Courses Edge Computing Courses LoRaWAN Courses Low-Power Computing Courses

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!
Explore the design and implementation of a prototype RISC-V based LoRaWAN end node PCB in this 40-minute conference talk. Delve into the integration of FPGA and RISC-V architecture with a LoRa interface to address the growing need for low-power, high-computational IoT end nodes. Learn about the use of the open-source LiteX framework to generate an SoC with necessary cores and peripherals for LoRa transceiver integration. Discover how the design incorporates an ultra-low power FPGA, providing reconfigurable logic, CPU capabilities for data analytics, and standard interfaces for third-party sensors. Examine the custom PCB design in a USB dongle form factor, offering a versatile solution for existing systems requiring enhanced compute power and IoT connectivity. Gain insights into how this innovative approach contributes to minimizing power consumption in data movement and improving real-time response through increased edge data analytics in IoT infrastructures.

Syllabus

Design and Implementation of RISC-V Based LoRa Module - Mark Njoroge, University Of Cape Town


Taught by

Linux Foundation

Tags

Related Courses

Fog Networks and the Internet of Things
Princeton University via Coursera
AWS IoT: Developing and Deploying an Internet of Things
Amazon Web Services via edX
Business Considerations for 5G with Edge, IoT, and AI
Linux Foundation via edX
5G Strategy for Business Leaders
Linux Foundation via edX
Intel® Edge AI Fundamentals with OpenVINO™
Intel via Udacity