YoVDO

Co-design Hardware and Algorithm for Vector Search

Offered By: Scalable Parallel Computing Lab, SPCL @ ETH Zurich via YouTube

Tags

Vector Search Courses Machine Learning Courses FPGA Courses Information Retrieval Courses Hardware Acceleration Courses Similarity Search Courses

Course Description

Overview

Save Big on Coursera Plus. 7,000+ courses at $160 off. Limited Time Only!
Explore a groundbreaking approach to vector search acceleration in this 25-minute conference talk from SC'23 in Denver, CO. Delve into the innovative FANNS framework, an end-to-end scalable vector search solution for FPGAs, presented by Wenqi Jiang from the Scalable Parallel Computing Lab at ETH Zurich. Discover how FANNS automatically co-designs hardware and algorithms to meet user-defined recall requirements and hardware resource budgets, generating custom accelerators. Understand the framework's scale-out capabilities through its integrated hardware TCP/IP stack. Learn about the impressive performance gains achieved by FANNS, offering up to 23.0x speedup compared to state-of-the-art CPU implementations. Gain insights into the future of large-scale information retrieval and machine learning systems in the post-Moore's Law era, where accelerated hardware plays a crucial role in meeting increasing performance demands for vector search systems.

Syllabus

Co-design Hardware and Algorithm for Vector Search


Taught by

Scalable Parallel Computing Lab, SPCL @ ETH Zurich

Related Courses

FPGA computing systems: Partial Dynamic Reconfiguration
Politecnico di Milano via Coursera
FPGA Architecture Based System for Industrial Application
L&T EduTech via Coursera
Digital design with FPGAs
St. Petersburg State Polytechnic University via Coursera
Electrónica Digital Bit a Bit: Diseñando en Verilog para FPGA
Pontificia Universidad Católica de Chile via Coursera
Electrónica Digital Bit a Bit: Fundamentos, Verilog y FPGA
Pontificia Universidad Católica de Chile via Coursera