Automated Simulation-Based Flow for Low-Cost FPGA-Accelerated Devices with Zephyr on BeagleV-Fire
Offered By: Linux Foundation via YouTube
Course Description
Overview
Explore an automated, simulation-based workflow for developing low-cost FPGA-accelerated devices using Zephyr on BeagleV-Fire in this 45-minute conference talk. Discover how the PolarFire SoC, with its 4+1 RISC-V cores and integrated FPGA fabric, enables advanced applications in space, automotive, and industrial sectors. Learn about the recently contributed Zephyr port for BeagleV-Fire and its support in the Renode simulator. Gain insights into using VS Code and the open-source visual design tool VSD to build custom peripherals in FPGA logic, integrate them with Zephyr, and generate necessary firmware. Witness demonstrations of running the setup on real hardware and in Renode, with peripheral co-simulation directly from Verilog/VHDL. Experience an automated live visualization of the simulated platform and understand how this approach facilitates the development of flexible, low-power, high-performance systems with FPGA acceleration.
Syllabus
Automated, Simulation-Based Flow for Low-Cost FPGA-Accelerated Devices with Z... - Piotr Zierhoffer
Taught by
Linux Foundation
Tags
Related Courses
Introduction to RISC-VLinux Foundation via edX Building a RISC-V CPU Core
Linux Foundation via edX RISC-V Toolchain and Compiler Optimization Techniques
Linux Foundation via edX Microcontroller Applications with RISC-V
Linux Foundation via edX Stanford Seminar - Instruction Sets Should Be Free- The Case for RISC-V
Stanford University via YouTube