A Security RISC - Microarchitectural Attacks on Hardware RISC-V CPUs
Offered By: IEEE via YouTube
Course Description
Overview
Explore microarchitectural attacks on hardware RISC-V CPUs in this 14-minute IEEE conference talk. Delve into the research conducted by experts from CISPA Helmholtz Center for Information Security, including Lukas Gerlach, Daniel Weber, Ruiyi Zhang, and Michael Schwarz. Gain insights into the security risks associated with RISC-V architecture and understand the potential vulnerabilities that can be exploited through microarchitectural attacks. Learn about the implications of these findings for the future of RISC-V CPU design and cybersecurity measures.
Syllabus
A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs
Taught by
IEEE Symposium on Security and Privacy
Tags
Related Courses
Computer SecurityStanford University via Coursera Cryptography II
Stanford University via Coursera Malicious Software and its Underground Economy: Two Sides to Every Story
University of London International Programmes via Coursera Building an Information Risk Management Toolkit
University of Washington via Coursera Introduction to Cybersecurity
National Cybersecurity Institute at Excelsior College via Canvas Network