A Security RISC - Microarchitectural Attacks on Hardware RISC-V CPUs
Offered By: IEEE via YouTube
Course Description
Overview
Explore microarchitectural attacks on hardware RISC-V CPUs in this 14-minute IEEE conference talk. Delve into the research conducted by experts from CISPA Helmholtz Center for Information Security, including Lukas Gerlach, Daniel Weber, Ruiyi Zhang, and Michael Schwarz. Gain insights into the security risks associated with RISC-V architecture and understand the potential vulnerabilities that can be exploited through microarchitectural attacks. Learn about the implications of these findings for the future of RISC-V CPU design and cybersecurity measures.
Syllabus
A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs
Taught by
IEEE Symposium on Security and Privacy
Tags
Related Courses
Sensor SecurityIEEE via YouTube Tracking Ransomware End-to-end
IEEE via YouTube Cinderella - Turning Shabby X.509 Certificates into Elegant Anonymous Credentials with the Magic of Verifiable Computation
IEEE via YouTube Algorithmic Transparency via Quantitative Input Influence - Theory and Experiments with Learning Systems
IEEE via YouTube Bitcoin Over Tor Isn't a Good Idea
IEEE via YouTube