A Security RISC - Microarchitectural Attacks on Hardware RISC-V CPUs
Offered By: IEEE via YouTube
Course Description
Overview
Explore microarchitectural attacks on hardware RISC-V CPUs in this 14-minute IEEE conference talk. Delve into the research conducted by experts from CISPA Helmholtz Center for Information Security, including Lukas Gerlach, Daniel Weber, Ruiyi Zhang, and Michael Schwarz. Gain insights into the security risks associated with RISC-V architecture and understand the potential vulnerabilities that can be exploited through microarchitectural attacks. Learn about the implications of these findings for the future of RISC-V CPU design and cybersecurity measures.
Syllabus
A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs
Taught by
IEEE Symposium on Security and Privacy
Tags
Related Courses
Rage Against The Machine ClearHack In The Box Security Conference via YouTube Secret Flaws of In-DRAM RowHammer Mitigations
Hack In The Box Security Conference via YouTube Foreshadow - Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution
USENIX via YouTube Grand Pwning Unit - Accelerating Microarchitectural Attacks with the GPU
IEEE via YouTube Page Cache Attacks - Microarchitectural Attacks on Flawless Hardware
Black Hat via YouTube