A High Throughput Gate AES Hardware Architecture by Compressing Encryption and Decryption Datapaths
Offered By: TheIACR via YouTube
Course Description
Overview
Explore a 20-minute conference talk from CHES 2016 that presents an innovative approach to AES hardware architecture. Learn about a high-throughput design that compresses both encryption and decryption datapaths, as presented by researchers Rei Ueno, Sumio Morioka, Naofumi Homma, and Takafumi Aoki. Gain insights into advanced cryptographic hardware implementations and their potential impact on improving AES performance in various applications.
Syllabus
A High Throughput Gate AES Hardware Architecture by Compressing Encryption and Decryption Datapaths
Taught by
TheIACR
Related Courses
Encryption And Decryption Using C++Coursera Project Network via Coursera The Complete Android Ethical Hacking Practical Course C|AEHP
Udemy Introduction to Computer Science and Programming
Tokyo Institute of Technology via edX Python Hacking Complete Beginner to Advanced Course
Udemy Building PowerShell Security Tools in a Windows Environment
Pluralsight