Approximate Adder Design for Low-Power Computing - Lecture 12.10
Offered By: NPTEL-NOC IITM via YouTube
Course Description
Overview
Explore the concept of approximate adders in this 14-minute lecture from NPTEL-NOC IITM. Delve into two specific approximate adder designs: OLOCA and HOAANED, and learn how they are utilized to create approximate multipliers using array multiplier architecture. Examine the error distribution characteristics and hardware metrics associated with these approximate multipliers. Gain insights into the practical applications of this technology, particularly in edge detection, as referenced in the paper by Yashaswi Mannepalli, Viraj Bharadwaj Korede, and Madhav Rao, presented at the 2021 Great Lakes Symposium on VLSI.
Syllabus
12.10 - Approximate Adder
Taught by
NPTEL-NOC IITM
Related Courses
VLSI CAD Part I: LogicUniversity of Illinois at Urbana-Champaign via Coursera VLSI CAD Part II: Layout
University of Illinois at Urbana-Champaign via Coursera VLSI Physical Design
Indian Institute of Technology, Kharagpur via Swayam Digital VLSI Testing
Indian Institute of Technology, Kharagpur via Swayam Optimization Techniques for Digital VLSI Design
Indian Institute of Technology Guwahati via Swayam