Static Timing Analysis for CMOS Latch and Flipflop Designs - Lecture 11.1
Offered By: NPTEL-NOC IITM via YouTube
Course Description
Overview
Explore static timing analysis for CMOS latch and flipflop designs in this 32-minute lecture. Delve into the characterization of setup and hold times for these crucial components. Learn how to establish maximum delay constraints for combinational subsystem blocks positioned between two flipflops. Gain valuable insights into hold time, setup time, and static timing analysis techniques essential for efficient digital circuit design.
Syllabus
11.1 - Static Timing Analysis
Taught by
NPTEL-NOC IITM
Related Courses
Computation Structures - Part 1: Digital CircuitsMassachusetts Institute of Technology via edX Learning FPGA Development
LinkedIn Learning Digital Circuits and Systems
NPTEL via YouTube Digital Logic Circuits and Design
Udemy Digital design with FPGAs
St. Petersburg State Polytechnic University via Coursera